

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7A




FIG. 7B




FIG. 8




FIG. 9




FIG. 12






FIG. 10

51 : QUARTZ CRYSTAL OSCILLATING CIRCUIT

EXAMPLE VALUE IN PARENTHESIS

FIG. 11

52 : CR OSCILLATING CIRCUIT

EXAMPLE VALUE IN PARENTHESIS



FIG. 13

258: VOLTAGE GENERATING UNIT




FIG. 19





FIG. 14

261: INPUT INFORMATION PROCESSING UNIT






FIG. 15




FIG. 17

53: PLL OSCILLATING CIRCUIT




FIG. 18




FIG. 20




FIG. 21




FIG. 22





FIG. 23



TRU : LOCK UP TIME



FIG. 24

